

In the Claims:

Please amend claims 1-3, 5-8, 11, 13, and 17-23 as follows:

Sub B7
A1

1. (currently amended) An integrated circuit, comprising:
~~functional-circuit blocks that are spaced apart from one another;~~
~~a region disposed between the functional-circuit blocks and devoid of~~
~~functional-circuit blocks~~region devoid of the functional circuitry; and
a transistor disposed in the region.

2. (currently amended) The integrated circuit of claim 1 wherein one of ~~the functional circuitry comprises functional-circuit blocks~~ is configured to perform a predetermined function~~that are spaced apart from one another; and~~
~~the devoid region comprises a region that is disposed between the functional-circuit~~
blocks.

3. (currently amended) The integrated circuit of claim 1 wherein one of ~~the functional circuitry comprises a functional-circuit blocks~~ is unconfigured
having a portion devoid of functional-circuit elements; and
~~the devoid region comprises the devoid portion of the functional-circuit block.~~

4. (original) The integrated circuit of claim 1 wherein the transistor comprises
an FET transistor.

A2

5. (currently amended) The integrated circuit of claim 1 wherein the transistor
is automatically placed in the devoid region after the functional-circuit blocks are
placed.

6. (currently amended) The integrated circuit of claim 1 wherein the transistor
is manually placed in the devoid region after the functional-circuit blocks are placed.

7. (currently amended) An integrated circuit, comprising:
~~functional-circuit blocks that are spaced apart from one another;~~
~~a region located between the functional-circuit blocks and devoid of the~~
~~functional-circuit blocks~~ry; and

a buffer disposed in the region and coupled to one of the functional-circuit blocks.

A2
end

8. (currently amended) An integrated circuit, comprising:
functional-circuitry blocks that are spaced apart from one another;
a region located between the functional-circuit blocks and devoid of the
functional-circuit blocks; and
a logic circuit disposed in the region and coupled to one of the
functional-circuit blocks.

9. (original) The integrated circuit of claim 8 wherein the logic circuit
comprises a logic gate.

10. (original) The integrated circuit of claim 8 wherein the logic circuit
comprises an inverter.

A3

11. (currently amended) An integrated circuit, comprising:
first and second supply nodes;
functional-circuitry blocks that are spaced apart from one another, one of the
functional-circuit blocks coupled to the first and second supply nodes;
a region located between the functional-circuit blocks and devoid of the
functional-circuit blocks; and
a transistor disposed in the region and having a pair of input-output terminals
coupled to the first supply node and having a control terminal coupled
to the second supply node.

12. (original) The integrated circuit of claim 11 wherein:
the transistor comprises an FET transistor;
the pair of input-output terminals comprises a pair of source-drain terminals;
and
the control terminal comprises a gate terminal.

A4

13. (currently amended) An integrated circuit, comprising:
a conductive path;

AY
ENC

functional-circuitry blocks that are spaced apart from one another, one of the
functional-circuit blocks coupled to the conductive path;
a region located between the functional-circuit blocks and devoid of the
functional-circuitry blocks; and
a transistor disposed in the region and having a pair of input-output terminals
coupled to the conductive path and having a control terminal.

14. (original) The integrated circuit of claim 13, further comprising:
a supply node; and
wherein the control terminal is coupled to the supply node.

15. (original) The integrated circuit of claim 13 wherein the control terminal is
coupled to one of the input-output terminals.

16. (original) The integrated circuit of claim 13 wherein the control terminal is
short-circuited to one of the input-output terminals.

AS

17. (currently amended) An integrated circuit, comprising:
first and second regions that are spaced apart from one another;
first and second functional-circuitry blocks respectively disposed in the first
and second regions;
a third region located between the first and second functional-circuit blocks
and devoid of the functional-circuit blocks;
a buffer disposed in the third region and having an input terminal and an
output terminal;
a first conductive path having a first terminal coupled to the first functional-
circuitry block in the first region and having a second terminal coupled
to the input terminal of the buffer; and
a second conductive path having a first terminal coupled to the output
terminal of the buffer and having a second terminal coupled to the
second functional-circuitry block in the second location.

18. (currently amended) The integrated circuit of claim 17 wherein the first
and second functional-circuit blocks are operable to perform first and
second predetermined functions, respectively functional-circuitry in the

~~first and second regions respectively comprises first and second blocks of the functional circuitry, the first and second blocks being spaced apart from one another.~~

19. (currently amended) The integrated circuit of claim 17, further comprising:
a supply node; and
wherein the buffer comprises a transistor disposed in the ~~third~~ devoid region
and having a control terminal coupled to the input terminal of the
buffer, a first terminal coupled to the output terminal of the buffer, and
a second terminal coupled to the supply node.

116
20. (currently amended) An integrated circuit, comprising:
~~first and second regions that are spaced apart from one another;~~
~~first and second functional-circuit blocks that are respectively disposed in~~
the first and second regions;
a third region located between the functional-circuit blocks and devoid of the
functional-circuit blocks;
a logic circuit disposed in the third region and having an input terminal and an
output terminal;
a first conductive path having a first terminal coupled to the first functional-
circuit block ~~in the first region~~ and having a second terminal coupled
to the input terminal of the logic circuit; and
a second conductive path having a first terminal coupled to the output
terminal of the logic circuit and having a second terminal coupled to the
second functional-circuit block ~~in the second location~~.

21. (currently amended) An integrated circuit, comprising:
~~functional-circuit blocks spaced apart from one another;~~
a region located between the functional-circuit blocks and devoid of the
functional-circuit blocks; and
a repair transistor disposed in the region and having a three terminals, one of
the terminals coupled to one of the functional-circuit blocks.

22. (currently amended) The integrated circuit of claim 21 wherein two of the
transistor terminals are coupled to the functional-circuit block.

Agnd
23. (currently amended) The integrated circuit of claim 21 wherein the three transistor terminals are coupled to the functional-circuit blockry.

24. (withdrawn) A method, comprising:
identifying an integrated-circuit region that is devoid of a circuit; and
placing a transistor in the devoid integrated-circuit region.

25. (withdrawn) The method of claim 24 wherein identifying the devoid integrated-circuit region and placing the transistor comprise executing software that identifies and places the transistor in the devoid integrated-circuit region.

26. (withdrawn) The method of claim 24 wherein placing the transistor comprises executing software that automatically places the transistor in the devoid integrated-circuit region.

27. (withdrawn) The method of claim 24 wherein placing the transistor comprises executing software that allows one to manually place the transistor in the devoid integrated-circuit region.

28. (withdrawn) The method of claim 24, further comprising connecting the transistor to a supply node.

29. (withdrawn) The method of claim 24, further comprising:
identifying a conductive path; and
connecting the transistor to the path.

30. (withdrawn) The method of claim 24, further comprising:
identifying a conductive path; and
buffering the path with the transistor.

31. (withdrawn) The method of claim 24 wherein placing the transistor comprises placing a logic circuit in the devoid integrated-circuit region.

32. (withdrawn) A method, comprising:
forming a circuit in a first region of an integrated circuit; and
forming a transistor in a second region of the integrated circuit, the second region being devoid of the circuit.

33. (withdrawn) The method of claim 32, further comprising:
forming first and second supply nodes;
coupling a first terminal of the transistor to the first supply node; and
coupling second and third terminals of the transistor to the second supply node.

34. (withdrawn) The method of claim 32, further comprising:
forming a conductive path; and
coupling first, second, and third terminals of the transistor to the conductive path.

35. (withdrawn) The method of claim 32, further comprising:
forming a supply node;
forming a conductive path;
coupling first and second terminals of the transistor to the conductive path;
and
coupling a third terminal of the transistor to the supply node.

36. (withdrawn) The method of claim 32, further comprising:
forming first and second segments of a conductive path;
coupling an input terminal of the transistor to the first segment; and
coupling an output terminal of the transistor to the second segment.

37. (withdrawn) The method of claim 32, further comprising:
forming first and second segments of a conductive path that is coupled to the circuit;
coupling an input terminal of the transistor to the first segment; and
coupling an output terminal of the transistor to the second segment.

38. (withdrawn) The method of claim 32, further comprising coupling the transistor to the circuit to repair a defect in the circuit.

39. (withdrawn) The method of claim 32, further comprising:
forming a conductive path;
dividing the conductive path into first and second uncoupled segments; and
coupling the first segment to the second segment with the transistor.

40. (withdrawn) A method, comprising:
dividing an array into locations, the array representing an integrated-circuit;
identifying the locations in the array unoccupied by circuit blocks; and
placing transistors in the unoccupied locations.

41. (withdrawn) The method of claim 40 wherein placing transistors comprises placing blocks of transistors in the unoccupied locations.

42. (withdrawn) A method of integrating additional transistors into an integrated circuit, the method comprising:
calculating the dimensions of an array to store validity data;
initializing the array as valid;
reading block information including location and dimensions;
calculating the locations in the validity array corresponding to the block location and dimensions;
marking the locations in the validity array as invalid;
checking for more blocks;
if more blocks are found, looping back to the step of reading block information;
if no more blocks are found, continuing:
for each location in the validity array, if valid, then place a transistor array block;
else, continue to next location.

43. (withdrawn) The method of claim 42, further comprising allowing a user to invalidate locations within the validity array.